FP7 ALIEN project

Author Archives: Admin

Pre-FIA Workshop, 17-18 March 2014, Athens (Greece)

Workshop Details: 17 March 14:00-17:30 and Tuesday 18 March, 09:30-13:00
Workshop online agenda: Day 1 Day 2
FIA2014 Programme, including Pre-FIA Workshops: http://www.fi-athens.eu
Exhibition: http://www.fi-athens.eu/exhibitors

Hashtags: #FIA_Athens, @FIAAthens2014, #ICT_FIRE, @ICT_FIRE

The European Commission’s FIRE programme has brought Europe several large-scale test beds and platforms addressing a broad range of applications, services and technologies for the Future Internet. These facilities have already supported advanced experiments proving that experimentally-driven research and innovation are key mechanisms for the development of the Future Internet. As many of these facilities are mature enough to be opened up for wider use, now is the time to explore ways of making them sustainable after EC or national funding has expired.

Read More

1st Year ALIEN Review

1st year ALIEN project review will take place on 6th of November 2013 in Brussels, Belgium.

HAL Whitepaper released!

The ALIEN consortium has released the Whitepaper on Hardware Abstraction Layer. This Whitepaper first presents the motivation of designing the HAL as well as  high level goals and supported network platforms. Then the document describes the HAL logical architecture and proposed implementation.

Download HAL Whitepaper (pdf)

First ALIEN source code released!

We are announcing the first ALIEN project software release. The software is part of the HAL implementation on ATCA hardware platform. The eXtensible DataPath Daemon is a multi-platform and multi-OF-version open-source datapath built focusing in performance and extensibility.

xDPD is meant to support several platforms, currently with OF v1.2 support (see Openflow support for upcoming OF versions), and is natively supporting datapath virtualization (Logical Switches). xDPD aims to be extensible in the following areas:

  • Support for new platforms (Network processors, FPGAs, ASICs..)
  • Support for new OpenFlow versions (without breaking or disabling existing ones!)
  • New Openflow extension (header matches, actions…)
  • New software matching algorithms (flow_mod lookup)
  • Support multiple management interfaces (CLI, OFConfig, Netconf…)

xDPD was written from scratch and is not related to openvswitch or other libraries. xDPD is a pure Openflow switch and performs the forwarding in software, hardware, or any combination of software and hardware, depending on the platform. It is based on ROFL library for Openflow endpoint management and ROFL-pipeline in the pure forwarding plane. We work on OCTEON, Broadcom and Intel port, the x86 code is Open Source. (for the rest, we can find arrangements among partners, but for the outside this is the message we would like to give)

The ALIEN project consortium has agreed during the NetFPGA spring camp to put a NetFPGA port as one of the hardware ports to xDPD.

NetFPGA Spring Camp 2013, 20-24 May 2013, Poznań (Poland)

Poznan University of Technology, one of the ALIEN project participant is organizing the NetFPGA Spring Camp that is an event for NetFPGA platform developers.

More in the Events section.

NetFPGA Spring Camp 2013, 20-24 May 2013, Poznań (Poland)

Build an Internet router and learn about clean-slate switches in a 5-day spring school will be held at Poznan University of Technology in Poznań, Poland.

This event will be like previous summer-school events but, excitingly, will be the first NetFPGA event to exclusively use the new NetFPGA 10G boards.

The NetFPGA platform originated at Stanford University and more-recently updated NetFPGA (10Gb/s) have been developed in collaboration with Cambridge University. The NetFPGA platform enables researchers and instructors to build high-speed, hardware-accelerated networking systems. The platform can be used in the classroom to teach students how to build Ethernet switches and Internet Prototcol (IP) routers using hardware rather than software. The platform can be used by researchers to prototype advanced services for next-generation networks.

By using Field Programmable Gate Arrays (FPGAs), the NetFPGA enables new types of packet routing circuits to be implemented and detailed measurements of network traffic to be obtained. During the tutorial, we will use the NetFPGA to determine the amount of memory needed to buffer TCP/IP data streaming through the Gigabit/second router. Hardware circuits within the NetFPGA will be implemented to measure and plot the occupancy of buffers. Circuits will be downloaded into reconfigurable hardware and tested with live, streaming Internet video traffic.

More details on this event on the NetFPGA event website.

ALIEN 2nd Face-to-Face Meeting, 26-27 March 2013, Berlin (Germany)

The 2nd Face-to-Face meeting took place on 26-27 March 2013 in Berlin Institute of Technology (TU Berlin) premises and was hosted by EICT. The meeting’s purpose was to make agreement on some architecture assumptions, work organization and next steps  to be done. All work packages have presented the current work progress and the most important issues to be discussed. During the meeting the discussions have conducted on how the Hardware Abstraction Layer should be placed on the different Hardware Platforms. Another discussed issue was to how integrate the ALIEN hardware platforms with the OFELIA Control Framework together with specifying some technical details e.g. the OpenFlow version to be supported. The important issue that was discussed during the F2F meeting were the Experiments on OFELIA and ALIEN hardware. During the meeting the agreement of all ALIEN consortium partners was taken and action points as well as important steps to be done in near future have been defined. The meeting has also scoped on most important administrative and financial issues.

ALIEN 2nd Face-to-Face Meeting, 26-27 March 2013, Berlin (Germany)

The 2nd Face-to-Face meeting took place on 26-27 March 2013 in Berlin Institute of Technology (TU Berlin) premises and was hosted by EICT.

More in the Events section.

 

Network Processors Workshop, 27-28 March 2013, Berlin (Germany)

Overview

ALIEN consortium is organizing the Network Processors Workshop that will be held on 27th- 28th March 2013 in EICT premises (Berlin, Germany).

Workshop goals

  • present an overview of network processors available on the market
  • present and discuss an architecture, programming model and development tools of EZchip and Octeon network processors
  • present the Dell’s Split Data Plane concept

After this workshop each participant will gather necessary knowledge to choose a suitable network processor for a given application. The participant will be also familiar with the architecture and capabilities of EZchip and Octeon network processors and will learn how to develop advanced network applications using thier features. As a complementary item in the agenda, the Dell’s Split Data Plane concept will be presented and discussed as a potential solution for heterogeneous devices combining the advantages of presented circuits.

Workshop venue

tubIT
Meeting Room: EN0.58
IT-Service-Center an der TUB
Einsteinufer 17 / stairs D („Treppe D“)
10587 Berlin

Directions: You are in front of the Institute of Architecture (building 6 in the sketch above). Turn right into Straße des17.Juni and take the next possible entrance left. Head straight over the campus to building 10 (EN), recognizable by its aluminum façade.

How to arrive

By plane

Arrival at Berlin-Tegel Airport (TXL)

Take the X9 bus, heading for Zoologischer Garten. Get out at the U-Bahnhof Ernst-Reuter-Platz stop. From the bus stop, follow the roundabout of Ernst-Reuter-Platz in counter-clockwise direction and cross two big streets: Hardenbergstraße and Straße des 17. Juni. Follow the arrow in the picture.

Arrival at Berlin-Schönefeld Airport (SXF)

Take the transfer bus, or bus 171 to S-Bahnhof Schönefeld and take the Regionalexpress or take the S9 train, heading for Westkreuz. Get out at Zoologischer Garten. Either take the U2, heading for Ruhleben, or take the bus M45, 245 or X9 the very short distance to Ernst-Reuter-Platz.

By car

If you are coming to Berlin by car, it’s best to take the A100. From exit (Ausfahrt) no. 8 “Kaiserdamm Süd”, you normally need about 10 minutes to drive along the Kaiserdamm / Bismarckstraße to Ernst-Reuter-Platz. Take the third exit in the roundabout (Marchstraße) and follow the street until you get to a traffic light in front of a bridge. Turn right into Einsteinufer and follow to number 17.

By train

Arrival at Zoologischer Garten station

Take the underground U2, heading for Ruhleben, one stop to Ernst-Reuter-Platz. You can also take a bus M45, 245 or X9.

Arrival at Hauptbahnhof (central station)

From Hauptbahnhof you can take any S train heading for Zoologischer Garten, where you get out. Take the underground U2, heading for Ruhleben, one stop to Ernst-Reuter-Platz.

Recommended Hotels

Hotel Gates
Knesebeckstraße 8-9
10623 Berlin
Tel.:	+49 30-31 1065 57
Fax.:	+49 30-31 2206 0
Room from 75 €, breakfast 15€
PC and WLAN for free
http://www.hotel-gates.de
Berlin Excelsior Hotel
Hardenbergstraße 14
10623 Berlin
Tel.:	+49 30-31 55 0
Fax.:	+49 30-31 55 0
Room from 127€ (including breakfast)
WLAN with costs
http://www.hotel-excelsior.de
Hotel Ambassador
Bayreuther Straße 42-43
10787 Berlin
Tel.: 	+49 30-21 90 20
Fax.:	+49 30-21 90 23 80
Room from 58€ (including breakfast)
WLAN for free
http://www.sorat-hotels.de
Goethe87
Goethestraße 87
10623 Berlin
Tel.:	+49 30-43 74 70
Fax.:	+49 30-43 74 710
Room from 99€, breakfast 12€
WLAN for free
http://www.goethe87.arcona.de
Hotel Otto
Knesebeckstraße 10
10623 Berlin
Tel.:	+49 30-54 71 00 80
Fax.:	+49 30-54 71 00 888
Room from 80€
WLAN for free
http://www.hotelotto.com

Network Processors Workshop, 27-28 March 2013, Berlin (Germany)

The ALIEN consortium organizes the Network Processors Workshop that will be held on 28th March 2013 in EICT premises (Berlin, Germany). The workshop will present an overview of network processors that are available on the market, discuss an architecture, programming model and development tools of EZchip and Octeon network processors and present the Dell’s Split Data Plane concept.

More info on this workshop in the Events section.